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The primary impediment to continued downscaling of traditional charge-based electronic devices in accordance
with Moore’s law is the excessive energy dissipation that takes place in the device during switching of bits. One
very promising solution is to utilize multiferroic heterostructures, comprised of a single-domain magnetostric-
tive nanomagnet strain-coupled to a piezoelectric layer, in which the magnetization can be switched between
its two stable states while dissipating minuscule amount of energy. However, no efficient and viable means
of computing is proposed so far. Here we show that such single multiferroic composites can act as universal
logic gates for computing purposes, which we demonstrate by solving the stochastic Landau-Lifshitz-Gilbert
(LLG) equation of magnetization dynamics in the presence of room-temperature thermal fluctuations. The
proposed concept can overwhelmingly simplify the design of large-scale circuits and portend a highly dense
yet an ultra-low-energy computing paradigm for our future information processing systems.
Utilizing electron’s spin rather than its charge as state
variable has been widely studied in the field of so-called
spintronics,1 particularly in the context of nanomag-
nets,2,3 since it can potentially lead to ultra-low-energy
computing. Recently, it has been shown that the mag-
netization of a 2-phase multiferroic composites,4 com-
prised of a single-domain magnetostrictive nanomagnet
strain-coupled to a piezoelectric layer, can be switched
between its two stable states with a tiny voltage of few
tens of millivolts at room-temperature.5–7 Such electric-
field induced magnetization switching mechanism dis-
sipates a miniscule amount of energy of only ∼1 at-
tojoule with sub-nanosecond switching delay at room-
temperature6 and thus it can potentially extend the life-
line of conventional electronics.8–10 Experimental efforts
to demonstrate the operation of such straintronic devices
are emerging too.11–14
Here, we propose a viable and an efficient way of de-
vising logic elements exploiting such devices for general-
purpose computing. With experimentally feasible pa-
rameters, we theoretically demonstrate that such single
multiferroic elements can act as universal logic gates.
Traditionally, implementing logic gates according to
magnetic quantum cellular automata (MQCA) archi-
tecture7,15–17 takes multiple elements to implement the
same logic functionality and thus incurs more complexity,
switching delay, energy dissipation, and area on a chip.
Therefore, the proposed concept has profound promise in
simplifying the design of large scale circuits and conse-
quently improving the performance metrics drastically.
Although a number of proposals have been reported
on spintronics for the purposes of computing,20–24 the
present proposal with single multiferroic composite struc-
tures is unique in the sense that it simultaneously
satisfies the following important attributes of general-
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purpose computing: ultra-low-energy dissipation, fast
(sub-nanosecond) switching, room-temperature opera-
tion, and highly dense logical functionality per unit area.
Using single multiferroic elements as universal logic gates
while simultaneously being highly energy-efficient would
facilitate to cram more functionality on a chip and hence
it has immense potential to be an important contributor
to Beyond Moore’s law technologies.8,10
The basic structure of the proposed universal logic
gates using single multiferroic elements is shown in Fig. 1.
Application of voltages at the input terminals A and
FIG. 1. Schematics of the proposed single-element strain-
tronic universal logic gates. By applying voltages at the ter-
minals A and B, the magnetization of the magnetostrictive
nanomagnet (layer M1) can be switched. The spacer layer is a
thin layer (∼1 nanometer) made of materials like Magnesium
Oxide (MgO) for tunneling magnetoresistance (TMR) mea-
surement in magnetic tunnel junction (MTJ) structures (see
Ref. 18). The M2 layer is a synthetic antiferromagnetic (SAF)
structure (see Ref. 19) and is permanently magnetized along
one of two orientations along its easy axis, say the -z-axis.
The output of the gate is extracted from the magnetoresis-
tance (MR) measurement of the MTJ structure (layers M1
and M2 separated by the spacer) by passing a current Iread.
The Set terminal is required to set the magnetization direc-
tion of the M1 layer opposite to that of the M2 layer.
2FIG. 2. Potential landscapes of the magnetostrictive nanomagnet (M1 layer) with different input vector combinations as a
function of the angle θ subtended by its magnetization vector with the +z-axis for NOR and NAND logic operations, respectively.
The potential profiles are shown when the magnetization vector lies on the magnet’s plane, i.e., y-z plane. When no voltage
is applied to either of the inputs A and B, the potential landscape is the shape-anisotropic energy barrier of the nanomagnet.
(a) Potential landscapes corresponding to the NOR gate. When voltage is applied to either one of the inputs or both, the
generated stress-anisotropy inverts the potential landscape and switching takes place. (b) Potential landscapes corresponding
to the NAND gate. In this case, only when voltages are applied to both the inputs, the generated stress-anisotropy can invert
the potential landscape and switching can take place.
B generates strain in the piezoelectric layer (two in-
puts generate twice as much strain compared to when
voltage is applied to only one input) and the strain is
transferred elastically to the magnetostrictive nanomag-
net (M1 layer).5 This generates a stress-anisotropy that
can overcome the shape-anisotropy of the nanomagnet
M1 to switch its magnetization (LOGIC operation, to be
described later).5,25 The magnetization direction of the
M1 layer can be switched opposite to that of the M2 layer
(with fixed magnetization direction) by application of a
voltage at the Set terminal on the piezoelectric layer.
This is termed as SET operation, which is required to
perform before a LOGIC write operation, however, once
the bit is written, the logic output can be read (READ
operation) as many times as required before any further
write operation. The output of the gate (the Out ter-
minal) is extracted from the read-line measuring magne-
toresistance (MR),18,19 of the structure i.e., if the relative
orientation of the magnetizations in the layers M1 and
M2 is parallel, MR is low and the output is logic 0, while
for the anti-parallel case, MR is high and the output is
logic 1. Since the output from a gate is connected to the
inputs of the gates on the next stage and the inputs are
on a thick piezoelectric layer (so it does not load the out-
put much), the universal logic gates can be concatenated
to achieve any Boolean logic function.
Figures 2a and 2b show the potential profiles of the
magnetostrictive nanomagnet (layer M1 in the Fig. 1)
for different input vector combinations corresponding to
NOR and NAND logic operations, respectively. The
plots depict that the potential landscapes of the mag-
netostrictive nanomagnets can be inverted with appli-
cation of voltages at the terminals A and B generating
stress-anisotropy5,25 in the nanomagnet, so that the min-
imum energy position changes from nanomagnet’s easy-
axis (θ = 0◦ or 180◦) to its hard-axis (θ = 90◦). The
output logic 0 actually corresponds to some finite volt-
age due to small but non-zero resistance of the MTJ,
however, such small voltages are not enough to invert
the barrier and enable switching.
The potential profiles are shown when magnetization
lies on its plane, however, consideration of magnetiza-
tion’s dynamics in full three-dimensional space is re-
quired for a complete 180◦ switching of magnetization
even in the presence of room-temperature thermal fluc-
tuations.26 Computing methodologies utilizing such 180◦
switching mechanism between the two stable states of
a shape-anisotropic magnetostrictive nanomagnet have
not been proposed so far. Note that the potential en-
ergies of the corresponding nanomagnets for the NOR
and NAND gates are drawn in their respective normal-
ized scales. The shape-anisotropic energy barriers (A=0,
B=0 cases) for both the NOR and NAND gates are of
same magnitude since it is a design criterion that deter-
mines the thermal stability or the error-probability due
to spontaneous switching of magnetization. The nano-
magnets designed for the NOR and NAND gates need to
be of same thickness should both types of the gates are
required on a chip simultaneously.27 Both of these univer-
sal logic gates can operate using nanomagnets with the
same material and voltage level provided they are de-
signed with different lateral dimensions (to be described
later). The principles of operation of these two gates are
shown in the Fig. 3. Basically, during LOGIC opera-
tion, depending on the stress level and the type of gate,
the potential barrier of the nanomagnet M1 gets inverted
and the magnetization switches, which makes the magne-
toresistance low and thus it performs the respective logic
3FIG. 3. Operations of straintronic universal logic gates. Mag-
netoresistance (MR) is low (L) [high (H)] depending on the
parallel [anti-parallel] orientation of the magnetizations in the
layers M1 and M2. (a) The SET operation switches the mag-
netization of the M1 layer to the opposite to that of the M2
layer. This operation should precede the LOGIC write oper-
ation in the M1 layer. (b) LOGIC operations of the universal
logic gates NOR and NAND after the SET operation.
operation for the gates.
The design of the nanomagnets for devising NOR and
NAND gates are different due to their respective logic
operations. This can be understood from the modifi-
cations of the potential energy barriers required for the
gates as depicted in the Fig. 2. The critical stress needed
to overcome the unperturbed shape-anisotropic potential
barrier (A=0, B=0 case) is lower for the NOR gate than
that of the NAND gate. The stress-anisotropy in a mag-
netostrictive nanomagnet is proportional to the product
of stress and volume of the nanomagnet;5,25 hence the
volume of the nanomagnet for devising the NOR gate is
required to be higher than the one used for the NAND
gate. Now, the shape-anisotropy energy barrier height is
proportional to a nanomagnet’s volume and the degree of
aspect ratio of the nanomagnet’s elliptical cross-section
for a given thickness.5,25 Since the nanomagnet for devis-
ing the NAND gate is of lower volume, the aspect ratio
of its elliptical cross-section needs to be higher. Thus,
for a given thickness, the lateral dimensions of the nano-
magnet for devising the NAND gate is smaller than the
one for the case of the NOR gate.28
We have solved stochastic Landau-Lifshitz-Gilbert
(LLG) equation29–31 to design the universal logic gates
NOR and NAND in the presence of room-temperature
thermal fluctuations6. The material parameters that
characterize the magnetostrictive layer made of polycrys-
talline Terfenol-D (TbDyFe) are as follows – Young’s
modulus (Y): 80 GPa, Magnetostrictive coefficient
((3/2)λs): +90×10
−5, saturation magnetization (Ms):
8×105 A/m, and Gilbert’s damping parameter (α): 0.1
(Ref. 6, 32–34). We model the nanomagnets as ellip-
tical cylinders and the dimensions of the nanomagnets
for designing the NOR and NAND gates are chosen as
117nm× 102nm× 6nm and 70nm× 52nm× 6nm, re-
spectively. These dimensions ensure that the nanomag-
nets have a single ferromagnetic domain.28,35 Alongwith
the material parameters, the dimensions ensure that the
in-plane static shape-anisotropy energy barrier height is
∼60 kT at room-temperature for both the gates. For the
piezoelectric layer, we use lead-zirconate-titanate (PZT).
We will assume that the maximum strain that can be
generated in the PZT layer is 500 ppm,36 which would re-
quire a voltage of 66.7 mV because d31=1.8×10
−10 m/V
for PZT6 and the PZT layer is assumed to be 24 nm
thick.6 The corresponding stress is the product of the
generated strain (500 × 10−6) and the Young’s modulus
of the magnetostrictive layer. So the maximum stress
that can be generated on the Terfenol-D layer is 40 MPa.
Switching delay and total energy dissipation are cal-
culated following the prescription in Refs. 6 and 37. We
determine the initial distributions of polar angle θ and
azimuthal angle φ at room-temperature38 and we per-
form a moderately large number (10,000) of simulations
for each value of stress and gate type to generate the
simulation results in this Letter. The ramp duration of
stress is assumed to be 60 ps.6 We assume that each of the
inputs A and B to the logic gate can generate 15 MPa
stress (corresponding to voltage 25 mv) on the magne-
tostrictive nanomagnet so that when both the inputs are
turned ON, the total stress on the nanomagnet would be
30 MPa.
The read current Iread needs to be calculated in a
way such that a gate upon concatenation to a subse-
quent stage can apply the same voltage of 25 mv at one
input. We can determine and calibrate the MTJ resis-
tance for both anti-parallel (RAP ) and parallel (RP ) con-
dition. Then we need to apply the following equation:
25 mv = Iread × RAP . With RAP = 25MΩ, the read
current Iread = 1nA. Assuming RAP = 10RP ,
39 we will
have only 5 mv of voltages applied when both the inputs
are logic 0 ; this corresponds to 3 MPa of stress on the
magnetostrictive nanomagnet, which is not sufficient to
switch its magnetization. Note that the application of a
voltage at the Set terminal to switch the magnetization of
M1 layer to the opposite to that of the M2 layer would re-
quire the knowledgebase of the magnetoresistance of the
4FIG. 4. Delay and energy distributions for switching of magnetization for the NOR and NAND gates at room temperature (300
K). (a) Distribution of the switching delay (with mean 0.46 ns and standard deviation 85 ps) and (b) Distribution of energy
dissipation (with mean 234.8 kT and standard deviation 20.5 kT ) when only one input is ON (15 MPa stress) for the NOR
gate. (c) Distribution of the switching delay (with mean 0.36 ns and standard deviation 72 ps) and (d) Distribution of energy
dissipation (with mean 283.2 kT and standard deviation 14.1 kT )when both the inputs are ON (30 MPa stress) for the NOR
gate. (e) Distribution of the switching delay (with mean 0.41 ns and standard deviation 93 ps) and (f) Distribution of energy
dissipation (with mean 82.8 kT and standard deviation 10.5 kT ) when both the inputs are ON (30 MPa stress) for the NAND
gate.
MTJ. If the relative orientation is anti-parallel, no volt-
age is applied; otherwise, a voltage is applied to switch
the magnetization of the M1 layer to make the relative
orientation anti-parallel.
Figures 4a and 4b show the distributions of switching
delay and energy dissipation, respectively for the NOR
logic gate upon application of 15 MPa stress (only one
input is ON), while Figs. 4c and 4d show the same for 30
MPa stress (when both inputs are ON). The mean energy
dissipation to perform switching in a NOR LOGIC oper-
ation is less than 1.25 attoJoule (aJ) at sub-nanosecond
switching delay. Figures 4c and 4d show the distributions
of switching delay and energy dissipation, respectively for
the NAND logic gate when both the inputs are ON (30
MPa stress). Note that when only one input is ON, it is
not sufficient for switching to take place. For switching
in a NAND LOGIC operation, the mean energy dissi-
pation is around 0.35 aJ at room-temperature and the
switching takes place in sub-nanosecond time-frame too.
The overall mean energy dissipation can be much less if
we consider switching for different input vector combina-
tions, e.g., for NAND LOGIC operation, since switching
of magnetization takes place only for one input combi-
nation (A=1, B=1), considering equal probability of dif-
ferent input vectors, the mean energy dissipation can be
as low as 0.1 aJ at room-temperature. The SET op-
eration also incurs similar amount of energy dissipation
as of LOGIC operation when magnetization direction is
required to switch. Note that with a pipeline of subse-
quent SET and LOGIC operations, the effective switch-
ing period is not affected. Such ultra-low-energy mag-
netic logic systems can be powered by energy harvesting
assemblies5,40–42 that can harvest energy from the envi-
ronment without the need of an external battery.
The SET operation precedes the LOGIC operation
since after LOGIC operation the anti-parallel orientation
between the magnetic layers may become parallel. How-
ever, it should be noted particularly for NAND LOGIC
operation, the magnetic orientation may become par-
allel only if both the inputs are logic 1, while for the
other three input combinations, the magnetic orienta-
tion between the layers remains anti-parallel, which does
not necessitate any SET operation. System-level power-
aware design methodologies can exploit this understand-
ing to bypass any unnecessary SET operations.43 For
NOR logic, such advantage is marginal.
It needs to be emphasized that the inputs and output
of the proposed straintronic logic gates are electrical in
nature and hence there is no spin-to-charge conversion
issue. Universal logic gates can be concatenated to per-
form any Boolean logic operation so any logic function-
ality can be implemented. However, unprecedented use
of connectivity between the 2-input universal logic gates
is not recommended, e.g., a majority logic gate or a 3-
input logic gate may be required for different purposes in
digital integrated circuits,44 which can be implemented
following the same methodology of using a single multi-
ferroic element.
In conclusion, we have devised a logic design concept
utilizing single multiferroic composites for the purposes
of room-temperature computing that can be so energy-
efficient that it can be powered from energy harvested
from the environment. The basic building blocks are
fast in operation, non-volatile (that can lead to instant
turn-on computer), and they portend highly-dense logical
functionality per unit area because of using single mul-
5tiferroic elements as universal logic gates. The proposed
methodology is verified with an widely accepted model
and it is within the reach of experimental implementa-
tion. Processors based on this paradigm can harbinger
unprecedented applications such as medically implanted
devices monitoring epileptic patient’s brain to warn an
impending seizure by drawing energy solely from the pa-
tient’s body movements, or even energy radiated by wire-
less networks and television stations.
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Distributions of initial orientations of magnetization due to thermal fluctuations for the nanomagnets used to
design the universal logic gates.– We adopt the standard spherical coordinate system (see Fig. S1) to solve the
magnetization dynamics using stochastic Landau-Lifshitz-Gilbert (LLG) equation in the presence of room-temperature
(300 K) thermal fluctuations.S1 We determine the initial distributions of polar angle θ and azimuthal angle φ at room-
temperature by solving the stochastic LLG equation when no stress is active.S1 Figures S2 and S3 plot the initial
distributions θinitial and φinitial at room-temperature for the nanomagnets considered for designing the NOR gate
and the NAND gate, respectively.
FIG. S1. Magnetization in three-dimensional space. Standard spherical coordinate system is used with θ being the polar angle
and φ being the azimuthal angle. A uniaxial stress is generated along the easy axis (z-axis) through a piezoelectric layer via
d31 coupling.
S1
FIG. S2. Distribution of initial orientation of magnetization due to thermal fluctuations at room temperature (300 K) for
the nanomagnet used to design the NOR gate. Distributions of both the polar angle θinitial and the azimuthal angle φinitial
are plotted. A bias field of flux density 40 mT is applied along the out-of-plane hard axis (+x-direction), the sole purpose of
which is to deflect the peak of magnetization’s distribution exactly from the easy axis θ = 180◦.S1 (a) Distribution of polar
angle θinitial at room temperature (300 K). The very initial position of the magnetization while starting the simulation was at
θ = 180◦. The mean of the distribution is 174.7◦, and the most likely value is 176.6◦. (b) Distribution of the azimuthal angle
φinitial due to thermal fluctuations at room temperature (300 K). There are two distributions with peaks centered at 68.4
◦ and
298.8◦. The reason behind the asymmetry between these two distributions is explained in the Ref. S1.
S1K. Roy, S. Bandyopadhyay, and J. Atulasimha, J. Appl. Phys. 112, 023914 (2012).
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2FIG. S3. Distribution of initial orientation of magnetization due to thermal fluctuations at room temperature (300 K) for the
nanomagnet used to design the NAND gate. Distributions of both the polar angle θinitial and the azimuthal angle φinitial
are plotted. A bias field of flux density 40 mT is applied along the out-of-plane hard axis (+x-direction), the sole purpose of
which is to deflect the peak of magnetization’s distribution exactly from the easy axis θ = 180◦.S1 (a) Distribution of polar
angle θinitial at room temperature (300 K). The very initial position of the magnetization while starting the simulation was at
θ = 180◦. The mean of the distribution is 174.4◦, and the most likely value is 175.5◦. (b) Distribution of the azimuthal angle
φinitial due to thermal fluctuations at room temperature (300 K). There are two distributions with peaks centered at 68.4
◦ and
298.8◦. The reason behind the asymmetry between these two distributions is explained in the Ref. S1.
